64m x 8 bit ddr3l synchronous dram.
* JEDEC Standard Compliant
* Power supplies: VDD & VDDQ = +1.35V (1.283V ~ 1.45V)
* Backward compatible to VDD & VDDQ = +1.5V ±0.075V
* Operating temperat.
The chip is designed to comply with all key DDR3L DRAM key features and all of the control and address inputs are synch.
Image gallery
TAGS
Manufacturer
Related datasheet
Download (Size : 1.31MB)